Vrushaly Shinglot
Circuit simulation engineer, Cadence
Vrushaly Shinglot is a circuit simulation engineer at Cadence. She received her Ph.D. in applied mathematics from the University of Texas at Dallas.
The Latest from Vrushaly Shinglot
Stay Up-to-Date with Email Alerts
Sign up for our monthly newsletter and emails about other topics of your choosing.
